Improved block truncation coding using Hopfield neural network - Electronics Letters
نویسندگان
چکیده
We believe this is the first report that demonstrates that the inclusion of physically realistic intrinsic PM-HEMT noise parameters into an accurate PM-HEMT equivalent circuit predicts not only the noise figure, but also the optimum noise impedance and noise resistance, giving excellent agreement with experiment over a wide frequency range, when fitted at only one frequency. Previous efforts to compare noise models with experiments have generally concentrated on just calculating the minimum noise figure at spot frequencies,’ using equivalent circuits which are too simple to be able to simulate a realistic PMHEMT. For example, in the original paper by Pucel,’ the gate-drain capacitance and output conductance and capacitance were not taken into account. The results of this work suggest that it should be possible to go directly from a physical noise model (which requires input layer thicknesses, doping densities, mobilities, saturation velocities etc.) to accurate predictions of noise figure, optimum noise impedance, and noise resistance, provided that a reasonably accurate equivalent circuit model of the PM-HEMT is known. The reason for not using such an approach here is that the numerous parameters entering the physical model, and their uncertainties, are such that, a t present, it is not possible to calculate P, R, and especially C, to the accuracy required to fit to experiment. Nevertheless, the results of this work suggest that such an approach is feasible in principle. (The reason why the correlation coefficient C needs to be known to high accuracy is that it appears in the noise expressions as the factor (1 C’)), and because C is likely to be in the range 0.74.95, small differences in C can result in large differences in the predicted noise figure, optimum impedance, etc.). In conclusion, we have demonstrated the feasibility of going from a physical noise model, via a realistic equivalent circuit (including gate-drain capacitance), to predicted values of noise figure, optimum noise impedance, and also noise resistance. In addition, we have shown that this approach is capable of giving an excellent fit to experimental measurements of the four noise parameters over a wide frequency range. It is also possible to investigate, using the same intrinsic noise parameters, the effect of the parasitics on the noise performance, and so use the noise model in a CAD role to predict the optimum PM-HEMT layout for low noise performance.
منابع مشابه
Variable Bit Rate Block Truncation Coding for Image Compression Using Hopfield Neural Networks
Absfmct A Hopfield neural network based block truncation coding (BTC) technique is presented in this paper. For this scheme, BTC is formulated as the minimization of a cost function in which the bit map distributions for the blocks are explicitly included. It is explained that this cost function may also be interpreted as a measure of the block detail. Based on the observation of the final valu...
متن کاملImage Compression by a Variable Block Size Btc Technique Using Hopfield Neural Networks
Block Truncation Coding (BTC) for image compression [ 11 is a simple and effective coding technique which processes non-overlapping sub-image blocks of an image independently. In its original form, BTC is designed in such a manner that the first and second moments of the original blocks are preserved in the reconstructed blocks. BTC has the advantage of being easy to implement compared with oth...
متن کاملSystolic Array Implementation of Block Based Hopfield Neural Network for Pattern Association
This paper suggests the systolic array implementation of block based Hopfield neural network architecture using completely digital circuits. The design is based on rewriting the energy equation of Hopfield neural network to a systolic (or modular) form. The performance of the proposed architecture is evaluated by applying various binary inputs and it is observed that the network provides massiv...
متن کاملA Generic Building Block for Hopfield Neural Networks with On-Chip Learning
We present an extendable digital architecture for the implementation of a Hofield neural network using fieldprogrammable gate arrays (FPGAs). Due to its bit-serialk implementation, the actual digital circuitry is simple and highly regular, thus allowing efficient space usage of FPGAs. We exploit the reprogrammability of these devices to support on-chip learning.
متن کاملمحاسبه ظرفیت شبکه عصبی هاپفیلد و ارائه روش عملی افزایش حجم حافظه
The capacity of the Hopfield model has been considered as an imortant parameter in using this model. In this paper, the Hopfield neural network is modeled as a Shannon Channel and an upperbound to its capacity is found. For achieving maximum memory, we focus on the training algorithm of the network, and prove that the capacity of the network is bounded by the maximum number of the ortho...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004